PL-ATS AI TO RS485 Converter

DESCRIPTION

PL-ATS is an I/O controller product with Serial Port on its data communication and makes data acquisition easier through ModBus Protocol of RTU mode on Serial Bus.

It use the 8051's family microprocessor for implementing the whole framework. Basically, it equips 8 channels of single-ended analog input and two digital outputs in a set.

FEATURE

- Support ModBus Protocol
 - Auto Detect ModBus RTU and ASCII Mode
 - Supported Modbus Function 01, 02, 03, 04, 05, 06, 10, 0F
- Configurable Parameters with Device ID Control
 - Configurable under Console Mode
 - Enable / Disable: When Device ID Control is enabled, it will reply the modbus requests only when the Device ID is correct
- Input abnormal Detection: Flag will be set while the input voltage or current got lower than low range or higher than high range.
- 8 single ended input channels with 16bits A/D converter with optical isolation
- Four models for Voltage: 0~10V/1~5V or Current: 0~20mA/4~20mA by dip-switch changeable

APPLICATIONS

It is easy to convert AI and DO control to RS485 in IA, Factory Automation, Security or any other low data rate data transmission by using it as the intermediate converter.

- Data collection
- Remote Sensors and Various Meters
- Access control terminals

ORDERING INFORMATION



	AL SPECIFICATION	Configuration:	Device ID=0)				
CPU:	8051's family microprocessor		Serial port:				
Network interface:	RS485,		Baud Rate: 2400 ~ 115200 bps				
Protocol:	Modbus/RTU, Modbus/ASCII, Console Mode		Data bits: 8 bits				
Reset:	Built-in reset key to restore the defaults		Parity: None				
Watch dog timer:	Built-in hardware auto reset function		Stop Bit: 1 bits				
Analogue Input	8 channels input available						
Input ranges:	Voltage and Current changeable by dip-switch	Power					
	Voltage: 0~10V / 1~5V; input impedance 10MΩ	Power Supply:	DC 24V				
	Current: 0~20mA / 4~20mA; input impedance 250Ω	Power consumption:	≤ 1W				
Resolution:	16 bits ADC						
Accuracy:	± 0.2% at 25 °C	Electrical					
Channels isolation:	Non-isolated (one common)	Isolation:	Isolated between AI, DO, Serial port and Power				
Temp. coefficient:	≤ 50PPM/ °C (at 25 °C)	Dielectric Strength:	3 KV, 1 minute; between AI / DO / Serial port / Power				
Sampling time:	800 ms / 8 channels	Insulation resistance:	≥100M Ω at 500Vdc, Between AI / DO / Serial port / Power				
Digital output	Open collect, 24V±10%, 0.5A	Environmental					
	Type: NPN/Sink	Operating temp.:	0~60 °C				
	ON status:15V or less voltage drop	Operating humidity:	20~95 %RH, non-condensing				
	OFF status: 0.1mA or I less voltage drop	Storage temp .:	-10~70 °C				
	Response: 8 msec or less						
	External supply: 24V +/- 10%, 100mA	Mechanical					
LED indication:	SYS: Red high bright round LED	Case Material:	ABS fire-protection (UL 94V-0)				
	Link: Green high bright round LED	Mounting:	Surface mounting				
	RX: Green high bright round LED	Terminal block:	Plastic NYLON 66 (UL 94V-0)				
	TX: Red high bright round LED	Weight:	150g				
	DO: 2 Red high bright round LED						



- Environmental monitors
- Data loggers

DIMENSIONS



■ INPUT RANGE & MODE SELECTION



SW1 is used in Mode Selection while SW2 is used to change the range. And the selections for Voltage or Current needs to cooperate with J13 as below,



Just like the red circle on the picture, if the Jumpers were on (short circuit, closed circuit), PL-ATS will work in Current Mode; else it will work under Voltage mode. Once the Input Mode was selected, the SW1 and SW2 must be adjusted with the corresponded setting.

DEVICE ID SELECTION





FRONT PANEL & CONNECTION

Please check the voltage of power supplied first, and then connect to the specified terminals.



Users may refer to the following diagram to connect the external wiring for the PL-ATS module. (Wires for analog input signals are recommended to have the shielding protection)





G-13-2/7

Equivalent Output Circuit



MODBUS ADDRESS FOR I/O

The I/O points of the PL-ATS can easily be controlled and monitored through Modbus protocol. The Modbus address mapping with I/O is described as the followings.

Output Status for Digital Output

NAME	ADDRESS	EXPLAN	Write/Read
DO1	00001	DO1 status 0 = off 1 = on	01 function: Read Coil Status
DO2	00002	DO2 status 0 = off 1 = on	0F function: Write Multiple Coil

Analogue Input status

Every analog input signal of PL-ATS is read only and is used by two ways, Input Status and Holding Registers. In Input Status functions, it is acceptable using 0x02 (Read Input Status) to check the status of inputs. According to the Input Status, Bit0 ~ Bit7 (<u>10001 ~ 10008</u>) indicates the underflow of the input of Mode2(1~5V) and Mode4(4~2mA), which means when the input voltage is lower than 1V under Mode2 or input current is lower than 4mA under Mode4 then corresponded bit will be set to '1'. Bit8 ~ Bit15 (<u>10009 ~ 10016</u>) indicates the overflow of the input of all modes, which means when the input voltage is higher than 10V in Mode1, and 5V in Mode2 or the input current is higher than 20mA in Mode3 and Mode4, the corresponded bit will be set to '1'. All the 16 bit will be mapped onto the holding register of <u>40012</u> (Line Broken Detection Flags).

ADDRESS	EXPLAN	SET	Write/Read
10001	Analogue Input 1 lower than 1V or 4 mA	1	02 function.:R
10002	Analogue Input 2 lower than 1V or 4 mA	1	02 function .: R
10003	Analogue Input 3 lower than 1V or 4 mA	1	02 function.:R
10004	Analogue Input 4 lower than 1V or 4 mA	1	02 function.:R
10005	Analogue Input 5 lower than 1V or 4 mA	1	02 function .: R
10006	Analogue Input 6 lower than 1V or 4 mA	1	02 function.:R
10007	Analogue Input 7 lower than 1V or 4 mA	1	02 function .: R
10008	Analogue Input 8 lower than 1V or 4 mA	1	02 function.:R
10009	Analogue Input 1 higher than 5V or 20 mA	1	02 function.:R
10010	Analogue Input 2 higher than 5V or 20 mA	1	02 function.:R
10011	Analogue Input 3 higher than 5V or 20 mA	1	02 function.:R
10012	Analogue Input 4 higher than 5V or 20 mA	1	02 function.:R
10013	Analogue Input 5 higher than 5V or 20 mA	1	02 function.:R
10014	Analogue Input 6 higher than 5V or 20 mA	1	02 function.:R
10015	Analogue Input 7 higher than 5V or 20 mA	1	02 function .: R
10016	Analogue Input 8 higher than 5V or 20 mA	1	02 function .: R

Analogue Input Signal

Besides Input Status, Input Registers stand for the value of the analog input. Using 0x04 (Read Input Registers) function could let the user grab the input value of the channels. The address is at <u>30001 ~ 30008</u>. The same we can use Holding Register to obtain the information. The Holding Register Address is at <u>40001 ~ 40008</u>. All these registers are 2 byte long in length. The Input Registers show the raw data on each channel, however, Holding Register of <u>40013</u> is a "Conversion Data Type" which controls the display type of the channels. Bit0~Bit7 of 40013 control the corresponded channel, so that the channel will show an engineering data or a raw data.

ADDRESS	EXPLAN	RANGE	Write/Read
30001	The data of Analogue Input 1	0~65535	04 function:R
30002	The data of Analogue Input 2	0~65535	04 function:R
30003	The data of Analogue Input 3	0~65535	04 function:R
30004	The data of Analogue Input 4	0~65535	04 function:R
30005	The data of Analogue Input 5	0~65535	04 function:R
30006	The data of Analogue Input 6	0~65535	04 function:R

lolding Rec	<u>lister</u>		
ADDRESS	EXPLAN	RANGE	Write/Read
40001	Engineer Value of AI1		03 function: R
40002	Engineer Value of Al2		03 function: R
40003	Engineer Value of Al3		03 function: R
40004	Engineer Value of Al4		03 function: R
40005	Engineer Value of AI5		03 function: R
40006	Engineer Value of Al6		03 function: R
40007	Engineer Value of AI7		03 function: R
40008	Engineer Value of AI8		03 function: R
40009	Limitation Status ^(*1)		03 function: R
40010	Function Status ^(*7)		03 function: R
40011	Input Mode ^(*9)		03 function: R
40012	Exceed Input Range		03 function: R
40013	Conversion Data Type control ^(*5)		03 fun.: R 06 fun.: Single R 10 fun.: Multiple W
40014	Limitation Control Flag ^(*2)		W/R
40015	Digital Output		W/R
40016	Device ID ^(*10)		R
40017	Baud Rate		R
40018	Function Execution(*8)		W/R
40019	User Defined Register		W/R
40020	User Defined Register		W/R
40021	CH1 Low Limitation ^(*3)		W/R
40022	CH2 Low Limitation ^(*3)		W/R
40023	CH3 Low Limitation ^(*3)		W/R
40024	CH4 Low Limitation ^(*3)		W/R
40025	CH5 Low Limitation ^(*3)		W/R
40026	CH6 Low Limitation ^(*3)		W/R
40027	CH7 Low Limitation ^(*3)		W/R
40028	CH8 Low Limitation(*3)		W/R
40029	User Defined Register		W/R
40030	User Defined Register		W/R
40031	CH1 High Limitation ^(*4)		W/R
40032	CH2 High Limitation(*4)		W/R
40033	CH3 High Limitation(*4)		W/R
40034	CH4 High Limitation ^(*4)		W/R
40035	CH5 High Limitation ^(*4)		W/R
40036	CH6 High Limitation ^(*4)		W/R
40037	CH7 High Limitation ^(*4)		W/R
40038	CH8 High Limitation ^(*4)		W/R
40039	User Defined Register		W/R
40040	User Defined Register		W/R
40041			W/R
40042	CH2 Engineering Low(*6)		W/R
40042	CH3 Engineering Low(*6)		W/R
40044			W//R
40044			
40040			
40046			VV/K

30007

30008

The data of Analogue Input 7

The data of Analogue Input 8

0~65536

0~65536

04 function:R

04 function:R

40045	CH5 Engineering Low ^(*6)	W/R
40046	CH6 Engineering Low ^(*6)	W/R
40047	CH7 Engineering Low ^(*6)	W/R
40048	CH8 Engineering Low ^(*6)	W/R
40049	User Defined Register	W/R
40050	User Defined Register	W/R
40051	CH1 Engineering High(*6)	W/R
40052	CH2 Engineering High(*6)	W/R
40053	CH3 Engineering High(*6)	W/R
40054	CH4 Engineering High(*6)	W/R
40055	CH5 Engineering High(*6)	W/R
40056	CH6 Engineering High(*6)	W/R
40057	CH7 Engineering High(*6)	W/R
40058	CH8 Engineering High(*6)	W/R
40059	User Defined Register	W/R
40060	User Defined Register	W/R

*1		
<u>40009:</u>	The limita	tion indicator of the whole limitation control.
	(Limitation	n Status)
	Bit0 ~ Bit	7 indicate if the input value is lower than the lower
	Rit8 ~ Bit	15 indicate if the input value is higher than the upper
	limitation	to the corresponded channels.
	If the cor	ndition matched, the corresponded bit of 40009 is set to
	ʻ1'.	a second
	BIT U: Bit 1:	high limitation flag of channel 1
	Bit 2:	low limitation flag of channel 2
	Bit 3:	high limitation flag of channel 2
	Bit 4:	low limitation flag of channel 3
	Bit 5:	high limitation flag of channel 3
	Bit 7	high limitation flag of channel 4
	Bit 8:	low limitation flag of channel 5
	Bit 9:	high limitation flag of channel 5
	Bit 10:	low limitation flag of channel 6
	Bit 12	low limitation flag of channel 7
	Bit 13:	high limitation flag of channel 7
	Bit 14:	low limitation flag of channel 8
	Bit 15:	high limitation flag of channel 8
*2		
40014:	The Limita	ation Control Register.
	If Bit0 ~ E	Bit7 is set to '1'. Holding Register of 40009 will be
	enabled	to check the part of low limitation comparison on each
	correspo	nded channel. If not, it is disabled.
	If Bit8 ~ E	Bit15 is set to '1', Holding Register of 40009 will be
	correspo	nded channel. If not, it is disabled
	Bit 0:	low limitation control bit for CH1
	Bit 1:	high limitation control bit for CH1
	Bit 2:	low limitation control bit for CH2
	BIT 3: Bit 4:	Ingn limitation control bit for CH2
	Bit 5:	high limitation control bit for CH3
	Bit 6:	low limitation control bit for CH4
	Bit 7:	high limitation control bit for CH4
	Bit 8:	low limitation control bit for CH5
	Bit 10 [.]	low limitation control bit for CH6
	Bit 11:	high limitation control bit for CH6
	Bit 12:	low limitation control bit for CH7
	Bit 13:	high limitation control bit for CH7
	Bit 15:	high limitation control bit for CH8
*3	Dit 10.	
40021 -	<u>~ 40028</u> re	efers to the low limitation of the corresponded channels.
	40021 is	Limitation Lower Bound of Channel 1
	40022 is	Limitation Lower Bound of Channel 2
	40023 IS 40024 is	Limitation Lower Bound of Channel 4
	40025 is	Limitation Lower Bound of Channel 5
	40026 is	Limitation Lower Bound of Channel 6
	40027 is	Limitation Lower Bound of Channel 7
	40028 IS I	Limitation Lower Bound of Channel 8
*4		
40031	~ 40038 re	efers to the high limitation of the corresponded
chan	nels.	
	40031 IS	Limitation Upper Bound of Channel 1
	40033 is	Limitation Upper Bound of Channel 3
	40034 is	Limitation Upper Bound of Channel 4
	40035 is	Limitation Upper Bound of Channel 5
	40036 is	Limitation Upper Bound of Channel 6
	40038 is	Limitation Upper Bound of Channel 8
*5 Con	version Da	ata Type Control
Engine	ering Data	a Mapping:
Every c	channel of	PL-ATS could make an engineering mapping, so that
the inp	ut value of	each channel could be transformed onto the interval of
the eng	ineering n	napping. Holding Register <u>40013</u> decides such the
It mean	to enable is that Rit(or usable this kind or engineering mapping in bit level. ->Bit7 enable the mapping by setting to '1' to the
corresp	onded ch	annel, and Bit8~Bit15 is now reserved. The low scale of

the interval to each channel is set by Holding Registers 40041 ~ 40048,

nterval to each channel is set by Holding Registers 40051 ~ 40058. User could define the low and high scale by themselves so the engineering data could make the conversion complete. Bit0 ~ Bit7 are Engineering Mapping Control Flags. '0': Disable Engineering Mapping. 1': Enable Engineering Mapping. Bit8 ~ Bit15 is reserved.



*6 Conversion Data Type Control

40041 ~ 40048 refers to the lower bound of the engineering mapping to the corresponded channels.

40041 is Engineering Mapping Low Scale of Channel 1 40042 is Engineering Mapping Low Scale of Channel 2 40043 is Engineering Mapping Low Scale of Channel 3 40044 is Engineering Mapping Low Scale of Channel 4 40045 is Engineering Mapping Low Scale of Channel 5 40046 is Engineering Mapping Low Scale of Channel 6 40047 is Engineering Mapping Low Scale of Channel 7 40048 is Engineering Mapping Low Scale of Channel 8 40051 ~ 40058 refers to the upper bound of the engineering mapping to

the corresponded channels. 40051 is Engineering Mapping High Scale of Channel 1

40052 is Engineering Mapping High Scale of Channel 2 40053 is Engineering Mapping High Scale of Channel 3 40054 is Engineering Mapping High Scale of Channel 4 40055 is Engineering Mapping High Scale of Channel 5 40056 is Engineering Mapping High Scale of Channel 6 40057 is Engineering Mapping High Scale of Channel 7 40058 is Engineering Mapping High Scale of Channel 8

Saving Data:

User can use Holding Register 40018 to save the value. All the data of address from 40013 to 40060 could save into flash and got back after the next power reset if we write 0xAAAA a hex number to 40018. The Holding Register 40010 will show the status for the 0xAAAA writing. It will show in a loop from 0xAAAA, 0xBBBB, 0xCCCC, 0xDDDD, and 0xEEEE, and then go back to 0xAAAA after the next 0xAAAA command written again to 40018. A hex number of 0xFFFF written to 40018 will restore all the default factory value of Holding Registers from 40013 to 40060 and <u>40010</u> will be reset 0.

*7

40010: Function Execution Status Register. Read Only

Value: 0x0000, 0xAAAA, 0xBBBB, 0xCCCC, 0xDDDD, 0xEEEE

*8

40018:	Fι	ın	ct	ion	I Ex	ec	utio	n I	Re	gis	ster	
	-				_			_				

- 0xAAAA: Save the Data.
 - 0xFFFF: Restore Default Factory Value from 40013 to 40060.
- *9
- 40011: Input Range Mode
 - Mode1: 0V 10V Mode2: 1V - 5V
 - Mode3: 0mA 20mA Mode4: 4mA - 20mA

*10

40016:Device ID for Modbus

- If DIP Device ID is not 0, it won't do any effect of Device ID.
- If DIP Device ID is 0, than 40016 could be set and saved.
- *11

40017: Device ID Control for Modbus

- Enable: 1; PL-ATS will reply the request only when the Device ID is correct
 - Disable: 0 ; PL-ATS will reply all valid request without Device ID check.

while the high scale of the

Console Mode Description

– HyperTerminal Connection Screen Shot 1 –

Note:

Console Mode is statically configured as 38400, 8, N, 1, and Flow Control is none. The Connection of HyperTerminal is as the following:

Default Password is [1234]



[Figure. Main Menu]

– HyperTerminal Connection Screen Shot 2 –

◆ _COM2 38400 8N1 - 超級終端機 檔案① 編輯② 檢視(♡) 呼叫(○) 轉送(①) 説明(出)	
+=-=-=+ Password: ****	-
Huthentication Succeed. Working at Mode4 (4mA~20mA)	
Welcome to Console Mode! 1) Show Device Configurations. 2) Set Device Configurations. 3) Set Password. Q) Exit and Run System Program.	
Select: 1 Working at Model (0V~10V) #====================================	
Press any key to continue 連線 00:01:56 ANSIW 38400 8-N-1 SCROLL CAPS NUM 瀕 列印	

[Figure. Show Device Configurations.]

HyperTerminal Connection Screen Shot 3 –



[Figure. Set Device Configuration 1.]

– HyperTerminal Connection Screen Shot 4 –

★ _COM2 38400 8N1 - 超級終端機 檔案(P) 編輯(E) 検視(V) 呼叫(C) 轉送(T) 説明(E)	
Working at Model (0V ^{-10V}) #	
Device Configurations. Device ID = 1 Baud Rate: 38400 bps #====================================	
-=#[Setting Device ID]#=- Range: 0 < Device ID < 256 Input Device ID: 1	
-=#[Setting Baud Rate]#=- (1) 2400 bps (2) 4800 bps (3) 9600 bps (4) 14400 bps (5) 19200 bps (6) 38400 bps	
(7) 57600 bps (8) 115200 bps Select: 6 Are you sure (Y/N)?	
 連線 00:02:51 ANSIW 38400 8-N-1 SCROLL CAPS NUM 額 列印	

PL-ATS

[Figure. Set Device Configurations 2.]

– HyperTerminal Connection Screen Shot 5 –



[Figure. Set Password.]

– HyperTerminal Connection Screen Shot 6 –



[Figure. Exit and Run System Program.]